Design and Simulation of Two Stage Wideband CMOS Amplifier in 90 NM Technology
Article Sidebar
Main Article Content
Abstract
Design and simulation of 7 GHz CMOS wideband amplifier(CMOSWA) using a modified cascode circuit realized in 90-nm CMOS technology is presented here. The proposed system consists of two stages, namely a modified folded cascode and an inductively degenerated common source amplifier. The circuit is experimented with and without a feedback network. This work discusses the performance variation as a function of reactive components, and the initial stage results in 22 dB gain,2.6 GHz bandwidth, and 40GHz unity gain-bandwidth. The circuit without the feedback network exhibits 30.7dB gain,4.8GHz bandwidth(BW), and 10GHz unity-gain bandwidth(UGB). The reactive feedback network's inclusion helped to achieve 38.7 dB gain, 6.95GHz BW, 30GHz UGB, and 55o phase margin. The circuit consumes 1.4mW power from a 1.8V power supply. Simulation results of the proposed circuit are comparable and better than the reported wideband designs in the literature. Realization of our proposed circuit would add value to the area of wideband amplifier design.
Article Details
References
Pei Qin and Quan Xue,”Design of Wideband LNA Employing Cascaded Complimentary Common Gate andCommon Source Stages”,IEEE Microwave and Wireless Components Letters,27(6),587-589(2017) V. Wowk, Machinery Vibration, Measurement and Analysis. New York: McGraw-Hill, 1991.
Mohsin M.Tarar and Renato Negra,Design and Implementation of Wideband Stacked Distributed Power Amplifier in .13 $mu$m CMOS Using Uniform Distributed Topology,IEEE Transactions On Microwave Theory And Techniques,65(12),5212-5222(2017)
Zhangming Zhu,Jingyu Wang,A Compact High-Performance Programmable-gain Analog Front End for HomePlug AV2 Communication in 0.18 $mu$m CMOS, IEEE Transactions on Circuits and Systems-I,Regular Papers,64(11),2858-2870(2017).
Po-Hsun Chen,Hwann-Kaeo Chiou,A K-band 24.1% PAE Wideband Unilateralized CMOS Power Amplifier Using Differential Transmission-Line Transformers in 0.18-$mu$m CMOS,IEEE Microwave And Wireless Components Letters,26(11),924-926(2016).
Yong Chen, Pui-In Mak, Haohong Yu,Chirn Chye Boon, Rui P. Martins, An Area-Efficient and Tunable Bandwidth-Extension Technique for a Wideband CMOSAmplifier Handling 50+ Gb/s Signaling,IEEE Transactions On Microwave Theory And Techniques,65(12),4960-4975(2017)
Ying Zhang and Kaixue Ma,A 2–22 GHz CMOS Distributed Power Amplifier With Combined Artificial Transmission Lines,IEEE Microwave And Wireless Components Letters,27(12),1122-1124(2017).
Nan Li,Weiwei Feng and Xiuping Li,A CMOS 3–12-GHz Ultrawideband Low Noise Amplifier by Dual-Resonance Network,IEEE Microwave And Wireless Components Letters,27(4),383-385(2017)
Ting Ma, Feng Hu,A Wideband Flat Gain Low Noise Amplifier Using Active Inductor for Input Matching, IEEE Transactions On Circuits And Systems—Ii: Express Briefs,66(6),904-908(2019)
Jihoon Kim,A Wideband Triple-Stacked CMOS Distributed Power Amplifier Using Double Inductive Peaking, IEEE Microwave And Wireless Components Letters,29(12),787-790(2019)
Jonas Lindstrand ,Markus Törmänen,Henrik Sjöland,A Decade Frequency Range CMOS Power Amplifier for Sub-6-GHz Cellular Terminals,IEEE Microwave And Wireless Components Letters,30(1),54-57(2020)
Ramakrishna Kundu,Abhishek Pandey,Subhra Chakraborty,Vijay Singh,A Current Mirror Based Two Stage CMOS Cascode Op-Amp For High Frequency Applications,Journal Of Engineering Science And Technology,12(3),686-700(2017).
YunYin,XiaobaoYu,Zhihua Wang,Baoyong Chi,An Efficient-Enhanced Stacked 2.4-GHz CMOS Power Amplifier With Mode Switching Scheme for WLAN Applications, IEEE Transactions On Microwave Theory And Techniques,63(2),672-682(2015)
E.Tlelo-Cuautle,M.A.Valencia-Ponce,L.G.de la Fraga ,Sizing CMOS Amplifiers by PSO and MOL to Improve DC Operating Point Conditions, Electronics 2020, 9, 1027.
Philip E.Allen,Douglas R.Holberg,CMOS Analog Circuit Design,114-437.Oxford University Press,New York(2012)
R.Jacob Baker,Harry W Li,David E Boyce,CMOS Circuit Design Layout and Simulation,427-753.Prentice Hall,India(2005)
BehzadRazavi,Design of Analog CMOS Integrated Circuits,1-375.Tata McGraw Hill,New Delhi(2002)
H.Wang,Z.Qiao,Y.Xu1 and G.Zhang,Design Procedure for a Folded-Cascode and Class AB Two-Stage CMOS Operational Amplifier, 2019 IEEE International Conference of Intelligent Applied Systems on Engineering (IEEE ICIASE 2019).
M.Pilar Garde, A.Lopez-Martin , R.G.Carvajal, J.Ramírez-Angulo, Super Class-AB Recycling Folded Cascode OTA, IEEE Journal of Solid-State Circuits ( Volume: 53, Issue: 9, Sept. 2018)
Deepjyoti Kalita, A. Lopez-Martin, M.Pilar Garde, J.M.Algueta, C.A.de la CruzBlas, R.G.Carvajal, J.Ramirez-Angulo, Enhanced Single-Stage Folded Cascode OTA Suitable for Large Capacitive Loads,IEEE Transactions on Circuits and Systems II: Express Briefs ( Volume: 65, Issue: 4, April 2018)
E.Tlelo-Cuautle, P.R. Castañeda-Aviña, R.Trejo-Guerra ,V.H. Carbajal-Gómez ,Design of a Wide-Band Voltage-Controlled Ring Oscillator Implemented in 180 nm CMOS Technology, Electronics 2019, 8, 1156.
Q.M.Abubaker, L.Albasha, Balun LNA Thermal Noise Analysis and Balancing With Common-Source Degeneration Resistor, IEEE Access, Vol.8, Page(s):64949 – 64958.March 2020,ISSN:2169-3536.
A.Jayaraj,I.Banerjee, A.Sanyal, Common-Source Amplifier Based Analog Artificial Neural Network Classifier,IEEE International Symposium on Circuits and Systems (ISCAS), May 2019.