(1)
Abdullah, M.; Chourasia, B. . FPGA Implementation of Double Precision Floating Point Multiplier. IJRITCC 2022, 10, 155-160.