, P. P. G. J. (2015). Power Optimization in Johnson Counter through Clock Gating with Static Energy Recovery Logic. International Journal on Recent and Innovation Trends in Computing and Communication, 3(12), 6759–6766. https://doi.org/10.17762/ijritcc.v3i12.5136