A. K. S. M. M. G. M., “An Area Efficient Pulse Triggered Flipflop Design under 90nm CMOS Technology”, IJRITCC, vol. 2, no. 12, pp. 3866–3870, Dec. 2014.