K. R. R., “Design styles of Asymmetric nMOS and their Simulation”, IJRITCC, vol. 3, no. 3, pp. 1129–1131, Mar. 2015.