[1]
P. P. G. J., “Power Optimization in Johnson Counter through Clock Gating with Static Energy Recovery Logic”, IJRITCC, vol. 3, no. 12, pp. 6759–6766, Dec. 2015.