M. Abdullah and B. . Chourasia, “FPGA Implementation of Double Precision Floating Point Multiplier ”, IJRITCC, vol. 10, no. 12, pp. 155–160, Dec. 2022.