Abdullah M, Chourasia B. FPGA Implementation of Double Precision Floating Point Multiplier . IJRITCC [Internet]. 2022Dec.31 [cited 2025Sep.24];10(12):155-60. Available from: https://mail.ijritcc.org/index.php/ijritcc/article/view/5896