1.
R.Kennady et al. Multi-core Tile-based Processor with Transactional Memory for Efficient Use of Resources. IJRITCC [Internet]. 2023Feb.25 [cited 2025Sep.12];11(2):215-9. Available from: https://mail.ijritcc.org/index.php/ijritcc/article/view/9836